Distributed by:



The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 82472

32768-word \times 8-bit High Speed CMOS Static RAM

Features

- High speed: Fast access time 85/100/120/150 ns (max)
- Low power standby and low power operation

 Standby: 200 μW (typ)/ 10 μW (typ) (L-/L-SL-version)
- Operation: 40 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static RAM: No clock or timing strobe required
- Equal access and cycle time
- Common data input and output, three-state output
- · Directly TTL compatible---all inputs and outputs
- Battery back up operation capability (L-/L-SL-version)

Ordering Information

Туре No.	Access time	Package
HM62256P-8	85 ns	600-mil 28-pin
HM62256P-10	100 ns	plastic DIP
HM62256P-12	120 ns	
HM62256P-15	[.] 150 ns	<u> </u>
HM62256LP-8	85 ns	
HM62256LP-10	100 ns	_ · ·
HM62256LP-12	120 ns	
HM62256LP-15	150 ns	
HM62256LP-10SL	100 ns	
HM62256LP-12SL	120 ns	
HM62256LP-15SL	150 ns	- , -
·····		

Access time Type No. Package HM62256FP-8T 85 ns 28-pin plastic SOP HM62256FP-10T 100 ns HM62256FP-12T 120 ns HM62256FP-15T 150 ns HM62256LFP-8T 85 ns HM62256LFP-10T 100 ns HM62256LFP-12T 120 ns HM62256LFP-15T 150 ns HM62256LFP-10SLT 100 ns HM62256LFP-12SLT 120 ns HM62256LFP-15SLT 150 ns

Pin Arrangement


. A14 🗖		28	
A12	2	27	
A7 [3	26	П A13
A6 🗌	4	25	A8
A5 🗖	5	24	A9
A4 🗖	6	23	A11
A3 🗖	7	22	
A2 🗖	8	21	A10
A1 🗖	9	20	
	10	19	1/07
1/00 🗖	11	18	1/06
I/O1 口	12	17	1/05
1/02 🗆	13	16	1/04
v _{ss} _	14	15	
	(Top view)		1

Note: This device is not available for new application.

HITACHI

Maintenance only

Block Diagram



Truth Table

cs	ŌE	WE	Mode	V _{CC} current	I/O pin	Reference cycle
н	x	x ,	Not selected	I _{SB} , I _{SB1}	High Z	
L	L	н	Read	I _{CC}	Dout	Read cycle No. 1-3
L	н	L	Write	Icc	Din	Write cycle No. 1
L	L	L	Write	lcc	Din	Write cycle No. 2

Note: x means H or L

270

HITACHI

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit		
Voltage on any pin relative to V_{SS}	V _T	-0.5 * to +7.0	V		
Power dissipation	P _T	1.0	W		
Operating temperature	Topr	0 to +70	°C		
Storage temperature	T _{stg}	-55 to +125	°C		
Temperature under bias	T _{bias}	-10 to +85	୍ଂ୦		

Note: -3.0 V min for pulse width ≤ 50 ns

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
Input voltage	V _{IH}	2.2	د	6.0	V	
	VIL	0.5		0.8	V	

Note: -3.0 V min for pulse width $\leq 50~\text{ns}$

DC Characteristics (V_{CC} = 5 V \pm 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	r	Symbol	i Min	Typ 1	Max	Unit	Test condition
input leaka	age current	u	_		2	μA	V _{IN} = V _{SS to} V _{CC}
Output lea	kage current				2	µА	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating supply curr		I _{CC}	_	8	15	mA	$\overline{CS} = V_{ L}, I_{ /O} = 0 \text{ mA}$
Average	HM62256-8	I _{CC1}		50	70	mA	Min. cycle, duty = 100% ,
operating power	HM62256-10			40	70	mA	
supply current	HM62256-12			35	70	mA	
	HM62256-15	-	_	33	70	mA	
		I _{CC2}		8	15	mA	$\label{eq:cs} \begin{split} \overline{\text{CS}} &= \text{V}_{\text{IL}}, \text{V}_{\text{H}} = \text{V}_{\text{CC}}, \text{V}_{\text{IL}} = 0\text{V}, \\ \text{I}_{\text{I/O}} &= 0 \text{mA}, f = 1 \text{MHz} \end{split}$

HITACHI

DC Characteristics	(V _{CC} =	= 5 V ±	10%, Vg	SS = 0 V	/, Ta = (0 to +70°C) (cont)
Parameter	Symb	Symbol Min		Max	Unit	Test condition
Standby power supply current	I _{SB}		0.5	3	mA	CS = V _{IH}
	I _{SB1}		0.04	2	mA	$\overline{CS} \ge V_{CC} - 0.2V, 0V \le V_{IN}$
		_	2*2	100*2	μA	
		. —	2*3	50* ³		· · ·
Output voltage	V _{OL}	<u> </u>		0.4	v	l _{OL} = 2.1 mA
	VOH	2.4			V	i _{OH =} −1.0 mA

Notes: 1. Typical values are at V_{CC} = 5.0 V, Ta = 25°C and specified loading.
2. These characterisits are guaranteed only for L-version.
3. These characterisits are guaranteed only for L-SL version.

Capacitance (Ta = 25°C, f= 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test Condition		
Input capacitance	C _{IN}		6	pF	V _{IN} = 0 V		
Input/output capacitance	C _{I/O}		8	pF	V _{I/O} = 0 V		

Note: These parameters are sampled and not 100% tested.

AC Characteristics (V_{CC} = 5 V \pm 10%, Ta = 0 to +70°C unless otherwise noted)

AC Test Conditions:

- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1TTL gate and $C_L = 100 \text{ pF}$ (including scope and jig)


272

HITACHI


Read Cycle

HM62256-8 HM62256-10 HM62256-12 HM62256-15 Parameter Symbol Min Max Min Max Min Max Min Max Unit Read cycle time t_{RC} 85 100 120 150 ns Address access time 85 100 120 150 t_{aa} ____ ns _ ____ ____ Chip select access time 85 tACS ____ ----100 -----120 _ 150 ns Output enable to output valid 45 50 tOE -----____ 60 70 ns ____ ____ Output hold from address change 5 t_{он} -----10 _____ 10 ____ 10 _ ns Chip selection to output in low Z ^tclz 10 ____ 10 10 10 ns ____ ____ ----Output enable to output in low Z 5 5 5 5 tolz ····· _ ----ns _ Chip deselection to output 0 30 t_{CHZ} 0 35 0 40 0 50 ns in high Z Output disable to output in high Z 0 30 0 35 0 tonz 40 0 50 ns

Read Timing Waveform (1)




HITACHI



- - ---

Read Timing Waveform (3)



274


HITACHI

Write Cycle

HM62256-8 HM62256-10 HM62256-12 HM62256-15

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Write cycle time	t _{WC}	85	_	100		120	_	150		ns	
Chip selection to end of write	t _{CW}	75		80		85	_	100		ns	
Address valid to end of write	t _{AW}	75		80		85 .	_	100		ns	
Address set up time	t _{AS}	0	—	0		0		0	-	ns	
Write pulse width	t _{WP}	60	_	60		70	—	90	_	ns	
Write recovery time	t _{WR}	10		0		0		0	_	ns	
Write to output in high Z	t _{wHZ}	0	30	0	35	0	40	0	50	ns	
Data to write time overlap	t _{DW}	40		40		50	_	60		ns	
Data hold from write time	t _{DH}	0		0	·	0	_	0	-	ns	
Output disable to output in high Z	t _{OHZ}	0	30	0	35	0	40	0	50	ns	
Output active from end of write	tow	5	_	5	_	5		5	_	ns	

Write Timing Waveform (1) (OE Clock)



Notes: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.
 t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle.
 During this period, I/O pins are in the output state. Out of phase input signals must not be applied.

HITACHI

HM62256 Series Write Timing Waveform (2) (OE Fixed Low) twc Address twR tcw .4 \overline{cs} t_{AW} t_{WP}*1 WE tas t_{OH} twnz *3 •5 tow Dout

- Notes: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE. 2. t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle. 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
 - 4. If the CS low transistion occurs simultaneously with the WE low transition or after the WE In the context is an absolute occurs simulation of a low transition, outputs remain in a high impedance state.
 Dout is in the same phase of written data of this write cycle.

t_{DW}

t_{DH}

- 6. Dout is the read data of next address.
- 7. If CS is low during this period, I/O pins are in the output state. Out of phase input signals must not be appplied to I/O pins.

HITACHI

Din

Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)


Parameter	meter Symbol Test Conditions		Min	Тур	Max	Unit
V _{CC} for data retention	V _{DR}	<u>CS</u> ≥ V _{CC} – 0.2 V	2.0		<u> </u>	V
Data retention current	ICCDR	$V_{CC} = 3.0 \text{ V}, \overline{CS} \ge 2.8 \text{ V}$	_		50 *2	μA
		0 V ≤ V _{IN}	_	_	10 *3	
Chip deselect to data retention time	t _{CDR}	See retention waveform	0	_	.	ns
Operation recovery time	t _R	See retention waveform	t _{RC} *1			ns

These characteristics are guaranteed only for L- and L-SL version.

Notes: 1. t_{RC} = read cycle time 2. These characteristics are guaranteed only for L-version, V_{IL} = -0.3 V min, 20 μ A max. at Ta = 0 to 40°C.


3. These characteristics are guaranteed only for L-SL version, V_{IL} = –0.3 V min, 3 μ A max. at Ta = 0 to 40°C.


Low V_{CC} Data Retention Waveform




HITACHI


Characteristic Curves






Supply Current vs. Supply Voltage (1)





Supply Current vs. Supply Voltage (3)




Supply Current vs. Ambient Temperature (1)

.


HITACHI


80



Supply Current vs. Ambient Temperature (2)








Access Time vs. Supply Voltage

Access Time vs. Ambient Temperature


HITACHI

ے





Standby Current vs. Supply Voltage







Supply Current vs. Frequency (Read)








HITACHI














Output Current vs. Output Voltage (Low)

HITACHI



Access Time vs. Load Capacitance

282

ΗΙΤΆCΗΙ