


www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.



5495A/DM7495 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation.

Parallel (broadside) load

Shift right (the direction Q_A toward Q_D)

Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

mode control is high by connecting the output of each flipflop to the parallel input of the previous flip-flop (Q_D to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source.

Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

Features

- Typical maximum clock frequency 36 MHz
- Typical power dissipation 250 mW

Connection Diagram

Dual-In-Line Package OUTPUTS CLOCK 2 CLOCK 1 L-SHIFT Vcc QA QB QC QD R-SHIFT (LOAD) 14 13 12 11 10 q 8 QB $\mathbf{Q}_{\mathbf{D}}$ Q۸ QC CK 1 CK2 SERIAL INPUT С D MODE B SERIAL A R с D MODE GND INPUT CONTROL INPUTS TL/F/6534-1 Order Number 5495ADMQB, 5495AFMQB or DM7495N See NS Package Number J14A, N14A or W14B

5495A/DM7495 4-Bit Parallel Access Shift Registers

June 1989

© 1995 National Semiconductor Corporation TL/F/6534

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
54A	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			5495A			Units		
Symbol	Faramet	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage					2			V
V _{IL}	Low Level Input V			0.8			0.8	V	
IOH	High Level Output			-0.8			-0.8	mA	
I _{OL}	Low Level Output			16			16	mA	
f _{CLK}	Clock Frequency (Note 4)		0		25	0		25	MHz
t _W	Clock Pulse Width (Note 4)		15	11		15			ns
t _{SU}	Data Setup Time (Note 4)		20	10		20	10		ns
t _{EN}	Time to Enable	Clock 1	20			20			- ns
	Clock (Note 4)	Clock 2	15			15			
t _H	Data Hold Time (Note 4)		0	-10		0	-10		ns
t _{IN}	Time to Inhibit Clo or Clock 2 (Note 4	10			10			ns	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, I _I = -12 mA				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	v	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	High Level Input Current	V _{CC} = Max	Mode			80	μΑ
		$V_{I} = 2.4V$	Others			40	
IIL	Low Level Input	V _{CC} = Max	Mode			-3.2	mA
	Current	$V_{I} = 0.4V$	Others			-1.6	IIIA
los	S Short Circuit	V _{CC} = Max	DM54	-18		-57	mA
	Output Current	(Note 2) DM74		-18		-57	
Icc	Supply Current	V _{CC} = Max (Note 3)			50	75	mA

Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded: Mode Control at 4.5V: and a momentary 3V, then ground, applied to both clock inputs.

Note 4: $T_{A}\,=\,25^{\circ}C$ and $V_{CC}\,=\,5V.$

Symbol	Parameter	From (Input)	R _L = 400Ω,	C _L = 15 pF	Units	
Symbol	Faraneter	To (Output)	Min	Мах		
f _{MAX}	Maximum Clock Frequency		25		MHz	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		35	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		35	ns	

Function Table

Inputs									Outputs				
Mode	Clocks		Serial	Parallel				QA	0-	Q _C	0-		
Control	2(L)	1(R)	Jeriai	A	В	С	D	αA	QB	чC	QD		
Н	н	Х	Х	Х	Х	Х	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
н	↓↓	Х	X	a	b	с	d	a	b	c	d		
н	↓	Х	X	Q _{B†}	Q _{C†}	Q _{D†}	d	Q _{Bn}	Q _{Cn}	Q _{Dn}	d		
L	L	н	X	X	X	x	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
L	X	\downarrow	н	Х	Х	Х	Х	H	Q _{An}	Q _{Bn}	Q _{Cn}		
L	X	\downarrow	L	X	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}		
1	L	Ĺ	x	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
Ļ	L	L	x	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
Ļ	L	н	x	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
Ť	н	L	X	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		
↑	н	н	x	x	х	х	Х	QAO	QBO	Q	QDO		


 \dagger Shifting left requires external connection of Q_B to A, Q_C to B, Q_D to C. Serial data is entered at input D.


H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care (Any input, including transitions)


 \downarrow = Transition from high to low level, \uparrow = Transition from low to high level


a, b, c, d = The level of steady, state input at inputs A, B, C, or D, respectively.

 $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} =$ The level of Q_A, Q_B, Q_C, Q_D , respectively, before the indicated steady state input conditions were established. $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} =$ The level of Q_A, Q_B, Q_C, Q_D , respectively, before the most recent \downarrow transition of the clock.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications